

# SCR triggering techniques

SCR can be triggered/latched into conduction in many ways:-

- 1) Break Over (not practised).
- 2)  $\frac{dV}{dt}$  (unwanted)
- 3) Thermal triggering
- 4) Light triggering (LASCR's in HVDC systems).
- 5) Gate triggering (through gate pulse).  
 $\hookrightarrow$  most common triggering technique.

## Gate Triggering of SCRs

### 1) Resistance triggering technique

\* Power ckt  $\Rightarrow$

$$V_s = V_{load} + V_{SCR}$$

When SCR is ON,

$$V_{SCR} = 0, V_s = V_{load}$$

When SCR is OFF,

all applied voltage across SCR.

$$V_{SCR} = V_{AK} = V_s$$

\* Gate Ckt  $\Rightarrow$


$$V_s = V_{R_1} + V_{R_2}$$

' $i_g$ ' is to be controlled.

$\hookrightarrow$  depends on ' $V_{R_2}$ ' drop  $\Rightarrow V_{R_2} \uparrow \Rightarrow i_g \uparrow$ .

$$V_{R_2} = \frac{R_2}{R_1 + R_2} \times V_s \rightarrow \text{A.C varies w time.}$$

variable  $\leftarrow$




[Diode prevents reverse flow of  $i_g$  as -ve  $i_g$  is useless].

Now if  $R_1$  is small

$\Rightarrow V_{R_2}$  is high.

$\Rightarrow i_g \uparrow$  even if  $V_s$  is small.


$\Rightarrow$  SCR triggers.



If  $R_1$  is increased  $\Rightarrow$

$$V_{R_2} = \frac{R_2}{R_1 + R_2} \times V_s$$


As  $R_1$  is increased,  $V_{R_2}$  reduces & the SCR waits for the source voltage to increase, so that  $V_{R_2}$  may increase & then the SCR triggers.



This delay from zero crossing is called firing angle  $\alpha$ .

Now, if  $R_1 \uparrow \uparrow$  ~~increased~~  $\Rightarrow \alpha \uparrow$  goes on increase  
 till  $\alpha = 90^\circ$

But beyond  $\alpha = 90^\circ$ ,  
 if we further increase  
 increase  $R_1$ .



$\Rightarrow V_{R_2} = \frac{R_2}{R_1 + R_2} \times V_s$   $\Rightarrow$  itself falls after  $90^\circ$   
 $\therefore$  conduction not possible

Limitations of R triggering

- 1) Continuous gate signal.  
 $\hookrightarrow$  resistances involved / hence losses.
- 2) firing angle control from 0 to  $90^\circ$ .

## 2) RC triggering technique


\* Power ckt.


$V_s = V_{load} + V_{AK}$   
 when SCR is ON.  
 $V_{AK} = 0$ .

$$\boxed{V_s = V_{load}}$$

When SCR is OFF  $\Rightarrow$

$V_s = V_{AK}$   
 and  $\boxed{V_{load} = 0}$






$\alpha > 90^\circ$   
also possible


$\alpha = 0^\circ \text{ to } 180^\circ$  is possible

In the negative cycle  $\Rightarrow$



Until  $V_c$  acquires peak -ve voltage.

After  $\frac{T}{2}$




$V_c$  acquires high magnitude &  $V_s$  falls.

$\Rightarrow$  Diode reverse biased by capacitor.

Capacitor maintain gradually  $-V_c$

In the positive cycle  $\rightarrow$



capacitor discharges through resistor. hence losing potential. & gaining true potential in steady state.

Inefficient method  $\downarrow$

Continuous gate current

until  $V_c \geq V_{cmin}$

Enough to trigger

SCR  $\rightarrow 0 \text{ to } 180^\circ$


### 3) Pulse Gate triggering →

A gate pulse (momentary) is used into the gate-cathode terminals of SCR, preventing losses that are otherwise associated with continuous gate triggering.

### ↳ UNI-JUNCTION TRANSISTOR (UJT)


↳ used to generate firing pulses for an SCR.

- \* A P-type region is diffused into an N-type region.
- \* P region is heavily doped.
- \* N region is lightly doped.
- \* P region is diffused closer to Base  $B_2$ .



\* Inter-base resistance  $R_{BB}$  is high due to lightly doped 'N' region.  $\rightarrow (4-10k\Omega)$

Equivalent circuit




Since E is closer to  $B_2$ ,  $r_{b2} < r_{b1}$

$$R_{BB} = r_{b1} + r_{b2} \text{ (k}\Omega\text{)}$$

↳ inter-base resistance.

Now, assume a supply voltage given to the UJT,



$$V_{r_{b1}} = V_A = \left( \frac{r_{b1}}{r_{b1} + r_{b2}} \right) \times V_s$$


$V_{r_{b1}} = \eta \times V_s$  where  $\eta$  is intrinsic stand-off ratio.

' $\eta$ ' depends upon:-


- 1) nature of material / doping levels.
- 2) spacing of emitter b/w the 2 bases

Usually  $\eta$  is b/w 0.5 to 0.8.

Now, supply  $V_{EE}$  is given



Assuming the PN junction to emulate a diode, the ckt can have the following equivalent.



When device is OFF

$$V_{EE} = V_E = V_D + V_A$$

If applied voltage

$$V_E < V_D + V_A$$

↓  
reverse biased condition.

↳ junction potential not overcome.

↳ voltage being blocked by UJT.

Now, as  $V_{EE}$  increases (i.e. we increase applied voltage).

↳ The potential barrier is overcome.

↳ holes injected from P region to N region along  $r_{b1}$  path.

⇒ carrier concentration around  $r_{b1}$  region increases. ⇒ resistance  $r_{b1}$  rapidly starts to fall.


$$\text{As } r_{b1} \text{ falls } \Rightarrow V_A = \left\{ \frac{r_{b1}}{r_{b1} + r_{b2}} \times V_s \right\} \text{ also}$$

falls.

i.e.  $V_{EE} \geq V_D + V_A \Rightarrow$  stronger F.B.  
 $i \uparrow \uparrow$

→ cumulative process until  $v_{b1}$  falls drastically. (from  $k_{es}$  to  $r_{es}$ ).  
 and  $e_p$  hence  $V_E = V_D + V_A$   
 across the device also falls to very low values. &  $I \uparrow \uparrow$ .  
 ↪ Conduction has begun →

STATIC-EMITTER CHARACTERISTICS OF UJT




OP ⇒ Blocking interval  
 → OFF ⇒ UJT blocks all voltage, carries only leakage currents.

At P, applied F.B just overcomes potential barrier, device goes into conduction.  
 (Transits into conduction)  
 through -ve resistance region ( $V \downarrow, I \uparrow$ )  
 (P to V)


After  $V_1$ , device has reached a steady state conduction period.  
 minimum voltage  $V_V$  attained.

$P \rightarrow$  Peak point,  
 $V_2$  Valley point,



UJT as a relaxation oscillator

How to generate firing pulses using UJT?



Purpose is to generate sharp pulse with a good rise time.


Only one supply is needed.  
 $\rightarrow V_S$

The same  $V_A$  develops potential and the same  $V_A$  also charges  $V_C$ .  $V_A$  across  $U_{T1}$  through  $R$  &  $V_C$  starts rising

The moment  $V_C = V_T$  overcomes potential barrier  $V_D + V_A$ , current injection begins - current flows into  $r_{b1}$  region ( $r_{b1} \downarrow b$ ) and hence into  $R_{B1}$  too, producing a sharp pulse determined by discharge of capacitor through  $R_{B1}$  resistor.

Charging  $\tau = RC$

Discharging  $\tau = R_{B1}C$  } appears as a pulse across  $R_{B1}$



If  $C \uparrow \Rightarrow$  time constant  $\uparrow$ .

width of pulse is increase to ensure successful triggering of SCR beyond latching  $\Rightarrow$

Typical values.

$$R_{B1} \leq 100 \Omega$$

$$R_{B2} \approx 100 \Omega$$

$$V_s = 10 - 35 \text{ V.}$$

for successful triggering.

↳ turn ON of UJT

↳ current to flow.

↳  $V_{GK}$  to appear on SCR terminals.

$$V_c > V_p.$$

$$V_s - I_p R > V_p.$$

$$R < \frac{V_s - V_p}{I_p}$$

↳ upper limit of R.

For UJT to successfully be able to go off  
when  $V_c$  falls below  $V_v$ .

$$V_c < V_v.$$


$$V_s - I_v R < V_v.$$

$$R \geq \frac{V_s - V_v}{I_v}$$




lower limit of R.

$$\therefore \frac{V_s - V_v}{I_v} < R < \frac{V_s - V_p}{I_p}$$

# MULTIPLE CONNECTIONS OF SCRs →





In higher rating SCR applications, multiple connections of SCRs are done.



## Problem in Series Connections →

# Series ⇒ Voltage Sharing

↳ voltage blocking mode




↳ resistances offered by three SCRs are different.

Due to small shift in static VI characteristics, unequal voltage sharing may take place.

In case the voltage shared by any one of the SCRs exceeds its  $V_{BO}$ , unwanted conduction might happen. Breakdown may also happen if rating is exceeded.

Sol<sup>n</sup>  $\rightarrow$

Connect Resistances in shunt.



$$R_{SCR_1} \parallel R_1$$


$$= R_{SCR_2} \parallel R_2$$

$$= R_{SCR_3} \parallel R_3$$

① Effective resistances are equalized.

$\rightarrow$  Characteristics are made to overlap.

② Another aspect of seeing the same thing



individual currents in SCRs are different but voltage sharing is same.


It might be difficult to design 3 separate resistances  $R_1, R_2, R_3$  and a single equalizing resistance may be connected  $\rightarrow R_E$  such that  $R_E \gg \gg$  individual SCR resistances.

10k, 20k, 30k  $\rightarrow$  SCR<sub>1</sub>, SCR<sub>2</sub>, SCR<sub>3</sub>.


$$R_E = 100k.$$

$$\underline{9.09k\Omega, 16.67k\Omega, 23.07k\Omega}$$



25k $\Omega$ .  $\hookrightarrow$  difference is reduced.



$\hookrightarrow$  won't exceed Break Over voltage for any SCR.




# Problems in parallel connections



Unequal resistances exhibited during conduction.  
 ↳ same  $V_{AK} \neq$  unequal currents.

the SCR carrying higher current heats up & carriers  $\uparrow$  & resistance  $\downarrow$ .  
 ↳ draws more current.  
 ↳ works in positive feedback until SCR burns.

Sol<sup>n</sup> (1) →




$$SCR_1 + R_1 = SCR_2 + R_2$$

↳ Equalized resistance.

↳ lossy bad idea.

Sol<sup>n</sup> (2)



$$N_1 I_1 = N_2 I_2$$

↳ If  $I_1 \uparrow$ .  
 ↳  $N_1 I_1 \uparrow$ .

↳ voltage induced reduced such that  $I_1$  is

# # POWER MOSFETS

S  $(n^+ p n^- n^+)$  structure  $\rightarrow$  D

}  $n^+ n^- p n^+$  }  
from D to S


G enhancement mode 'n' channel mosfet.

Two extreme  $n^+$  regions are highly doped

The intermediate 'p' region serves as a channel b/w D & S.

&  $n^-$  region is the drain drift region that determines break down voltage.

(depletion layer penetrates here)




At first it appears, no current flow is possible because one of the 2 junctions (Drain-Body / Body-source) will always be reversed biased irrespective of applied  $V_{DS}$  polarity

\* Also  $\uparrow$  minority carriers injection from gate to body is not possible because of insulation b/w gate & body through gate oxide -

However, if  $V_{GS}$  (+ve) is given it creates a Silicon surface beneath the gate oxide.  $\rightarrow$  an n-channel.  $\rightarrow$  hence connecting S to D

$\rightarrow$  ~~Boyle~~ Boylestad  
npn MOSFET. (n-channel MOSFET).



enhancement type  
 $\Rightarrow$  no physical channel is present

$V_{DS}$  +ve or -ve  
(one of the 2 junctions will be reverse biased)

When  $V_{DS}$  is +ve (saturation)

but a +ve  $V_{GS}$  is also given

majority carriers of p region (holes) start moving away from the gate

and minority carriers of p region ( $e^-$ 's)


start moving closer to gate

leaving -ve charge near G

As a result, a negative channel is established b/w D & S to facilitate flow of current

For MOSFETs in the power range, structural modifications are made.

- 1) Vertically mounted
- 2) Additional  $n^-$  layer.



Application Note


AN-1084.

(International Rectifier)

It is a voltage controlled device, by  $V_{GE}$ .

# Available in higher ratings as compared to Power MOSFET

# switching frequency less than Power MOSFET. (20 kHz)



Turn ON of parasitic ~~BJT~~ transistor should be avoided in the operation of IGBT.

→ This is prevented by means of the source-body short.

## Physics of Device Operation

### Blocking state

When +ve voltage is given to ~~Drain~~ the IGBT, junction  $J_2$  is reverse biased & it does not conduct.

⇒ Depletion region extends ~~also~~ into  $n^-$  region surrounding  $J_2$  hence imparting a high +ve voltage blocking capability.

### ON STATE:

When  $V_{GE}$  (or  $V_{GS}$ ) is applied, an inversion layer forms beneath the gate

This layer shorts the two  $n$  regions ( $n$  with  $n^+$ ) just as in a MOSFET.

→ current flows through this inversion layer (or channel) hence resulting in significant (hole) → carrier injection from  $p^+$  (drain/collector) to  $n^+$  (source/emitter).

Quick Recap:

